

Code: 2298-60210A
Ref. No.: 3720-0001

JAPANESE PATENT OFFICE
PATENT JOURNAL
KOKAI PATENT APPLICATION SHO 59[1984]-224154

Int.Cl.³: H 01 L 23/48
21/82
23/52
25/08

Sequence Nos. for Office Use: 6732-5F
6655-5F
6428-5F
7638-5F

Application No.: Sho 58[1983]-99653

Application Date: June 3, 1983

Publication Date: December 17, 1984

No. of Claims: 1 (Total of 3 Pages)

Examination Request: Not requested

GATE ARRAY

Inventor:

← title
← Inventor
Iwate Hitehira
LSI Research Institute,
Mitsubishi Electric
Corporation
4-1 Mizubara, Itami-shi

Applicant:

Mitsubishi Electric
Corporation
2-2-3 Marunouchi,
Chiyoda-ku, Tokyo

Agent:

Masuo Oiwa,
patent attorney,
and 2 others

[Attached amendments have been incorporated into the text of the translation.]

Claims

A gate array characterized by a construction in which the circuit elements containing a gate circuit possessing a logic function, input buffer, and output buffer are separately formed on the first and second semiconductor substrates so that the amount of heat generated from each chip may be equalized and, while the first and second semiconductor chips described previously are connected by the flip chip packaging method, the second semiconductor chip described previously is tightly attached to the packaging substrate.

* * *